



Bell Laboratories

Cover Sheet for Technical Memorandum

The information contained herein is for the use of employees of Bell Laboratories and is not for publication. (See GEI 13.9-3)

Title- **An Interactive Control Language for SIM**

Date- **June 28, 1976**

TM- **76-1271-8**

Other Keywords-

Author
L. L. Cherry

Location
MH 2C-516

Extension
6067

Charging Case- **39919**
Filing Case- **39919-12**

ABSTRACT

An interactive control language to be used in conjunction with the computer simulation language SIM [1] is now available on the UNIX operating system. The control language provides an easy way for the user to run a simulator from the terminal, setting and inspecting memory and registers as the simulation progresses. The simulator may be single-stepped or run in a loop until some condition is met. The control language is useful both for checking out a simulator and debugging a program written to run on the simulated machine. Among the features included in the control language are subroutines, selective execution and both command and binary file input.

The control language will be made available under GCOS on request. This paper is intended to be a reference manual and assumes familiarity with SIM.

Pages	Text	4	Other	5	Total	9
No. Figures	0		No. Tables	0	No. Refs.	1

DISTRIBUTION
(REFER GEI 13.9-3)

COMPLETE MEMORANDUM TO	COVER SHEET ONLY TO	COVER SHEET ONLY TO	COVER SHEET ONLY TO	COVER SHEET ONLY TO
CORRESPONDENCE FILES	CORRESPONDENCE FILES	BOURNE,STEPHEN R	CORNELL,R G	FELTON, WILLIAM A
OFFICIAL FILE COPY PLUS ONE COPY FOR EACH ADDITIONAL FILING CASE REFERENCED	4 COPIES PLUS ONE COPY FOR EACH FILING CASE	BOWEN,F W	COSTANTINO,BASIL B	FERIDUN, K K
DATE FILE COPY (FORM E-1328)	ACKERMAN,A FRANK	BOWERS,JERRY L	COSTELLO,PETER E	FERREK,NANCY L
10 REFERENCE COPIES	AHERN, P L	BOWRA,JAMES W	COSTUN,W P	FETTERMAN,C H
<CAHO,ALFRED V	AHRENS,RAINER B	BOWYER,L RAY	CRAJUN,DONALD W	FETTE,C J
<BEAKER,BRENDA S	ALBERTS,BARBARA A	<BOYCE,W M	CRANE,R P	FISCHER,HERBERT B
<BECKER,RICHARD A	ALCALAY,D	BOYLE,W S	CROWE,MARGARET M	FLANDRENA,R
BROWN,W STANLEY	ALEXANDER,E J	BRANDT,RICHARD B	CRUME,L L	FLEMING,J W
+CERMAK,I A	ALLEN,JAMES R	BRANTLEY,JOAN T	CUNNINGHAM,S J, JR	FLUHR,ZACHARY C
+CHAPPELL,S G	ALLISON,C E, JR	BREEN,A S, JR	CUTLER,C CHAPIN	FLYNN,MARY L
<CHEN,STEPHEN	ALT,DOROTHY L	BREILAND,JOHN R	DAVIDSON,CHARLES LEWIS	FOLEY,G
<CHERRY,LORINDA L	AMITAY,N	BRONZO,JOSEPH A	DAVIS,D R	FONG,K T
+CHOW,W F	AMORY,ROBERT W	BROWNLOW,D L	DAVIS,R DREW	FONTENOT,SHARON M
<FLEISCHER,H I	AMOSS,JOHN J	BROWN,C W	DE GRAAF,D A	FORTNEY,V J
<FRASER,A G	AMRON,IRVING	BROWN,JAMES W	DE JAGER,D S	FOUGHT,B T
<GOLDSTEIN,A JAY	AMSTER,S J	BROWN,W R	DE PAOLA,THELMA T	FOUNTOKIDIS,A
<GRAHAM,R L	ANDERSON,KATHRYN J	BUCHANAN,D N E	DEERING,PATRICIA A	FOWLER,C F
<GUTHICKY,S B	ANDERSON,L G	BULFER,A F	+DENENBERG,CHARLOTTE G	FOX,A
<HAMILTON,PATRICIA A	ANTOLICK,DAVID R	BURGESS,JOHN T, JR	DEMOND,FAITH L	FOX,PHYLLIS A
HAMMING,R W	ARMSTRONG,D B	BURNETTE,W A	DESENDORF,JUDITH L	FOY,J C
+HANNAY,N B	ARNOLD,GEORGE W	<BURNETT,DAVID S	DEUTSCH,DAVID N	FRANCIS,SAMUEL H
+HAWKINS,RICHARD B	ARNOLD,S L	BUTLETT,DARRELL L	DEVLIN,N V	FRANK,AMALIE J
<JOHNSON,STEPHEN C	ARNOLD,THOMAS F	BYRNE,EDWARD R	DI PIETRO,R S	FRANK,H GREGORY
<KEESE,W M	ARTHURS,E	<BZOWY,D	DICKMAN,BERNARD N	FRANK, RUDOLPH J
+KEPLEY,GARRY D	ARTIS,H P	CALLAHAN,R L	DIMMICK,JAMES O	FRANZ,ANN M
<KERNIGHAN,BRIAN W	ATAL,BISHNU S	CANADAY,RUDU H	DOLAN,MARIE T	FREEBURG,JAMES R
<LUDERER,GOTTFRIED W R	BACCASH,JEANNE M	CANNON,I B	DOLOTTA,T A	FREEDMAN,MARVIN I
<MARANZANO,J F	BACKUS,C F, SR	CARDOZA,WAYNE M	DONNELLY,MARGARET M	FREEMAN,K G
<MARKY,GERALDINE A	BALDWIN,GEORGE L	CARRAN,JOHN H	DONOFRIO,LOUIS J	FREEMAN,R DON
+MC DONALD,H S	BASEL,RICHARD J	CARR,DAVID C	DOWDEN,DOUGLAS C	FRENCH, WILLIAM G
<MC GILL,R	BATTAGLIA,FRANCES	CASPERS,BARBARA L	DOWDEN,IRIS S	FRIEDENSON,ROBERT A
MCLILROY,M DOUGLAS	BAUER,HELEN A	CATO,H L	DOWD,P G	FROST,H BONNELL
MORGAN,SAMUEL P	BAUER,STEPHEN M	CAVINESS,JOHN D	DRAKE,LILLIAN	FULTON,A W
<OSSANNA,J F, JR	BAUGH,C R	CHAFPEE,N F	DRECHSLER,R C	GALLANT,R J
PINSON,ELLIOU N	BAYER,D L	CHAMBERS,B C	DREIZLER,H K	GALVIN,MICHAEL F
+PRIM,R C	BEL BRUNO,KATHLEEN A	<CHAMBERS,J M	DRISCOLL,P J	GANNON,T F
<RALEIGH,T M	BERGLAND,G D	CHANG,HERBERT Y	DRUMMOND,R E	GARCIA,R F
<RIDDLE,GUY G	BERNSTEIN,DANIELLE R	CHEE,T	D'ANDREA,LOUISE A	GATES,G W
<SCHLEGEL,C T	BERNSTEIN,L	CHENG,CHENG-WEN	DSTEFAN,D J	GAY,FRANCIS A
+SCHWARTZ,W C	BERRYMAN,R D	CHEN,E	DWYER,T J	GEERS,T J, JR
+SIMONE,F	BERTH,R P	CHIANG,T C	DELSON,DAVID	GELBER,CHERON L
TERRY,M E	BEYER,JEAN-DAVID	CHODROW,M M	EDMONDS,T W	GEPNER,JAMES R
+THOMAS,LEE C	BIANCHI,M H	CHRIST,C W, JR	EHLINGER,JAMES C	GERGOWITZ,E B
<THOMSON,MAJA-LISA	BICKFORD,NEIL B	CLAYTON,D P	EIGEN,D J	GEYLING,F T
+VBLACK,DAVID	BILOWOS,R M	CLOUTIER,J	EITELBACH,DAVID L	GIBB,KENNETH R
<WALFORD,ROBERT B	BIRCHALL,R H	CLYMER,J C	ELDRIDGE,BARBARA D	GIBSON,H T, JR
<YAMIN,ELAINE E	BIREN,IRMA B	COBEN,ROBERT M	ELLIOTT,RUBY J	GILBERT,G W
43 NAMES	BISHOP,VERONICA L	COHEN,Harvey	ELY,T C	<GILLETTE,DEAN
COVER SHEET ONLY TO	BLAZIER,S D	COKE,ESTHER U	EMERSON,ROBERT S	GILLON,ALEX C
	BLEICHER,E	COLE,LOUIS M	ERRICHIELLO,PHILIP M	GILMER,G H
	BLINN,J C	COLE,MARILYN O	ESSERMAN,ALAN R	GIMPEL,J F
	BLUE,JAMES L	COLLINS,J P	ESTES,VIRGINIA DANIELLE	GINBERG,N
	BLUM,MARION	COLLUM,D JOHN	ESTOCK,RICHARD G	GITHENS,J A
	BODEN,F J	COLSON,J S, JR	ESTVANDER,R A	GLASER,W A
	BOHACEK,P K	COMMRADE,GERALDINE	EVENSON,E K	GLASSER,ALAN L
	BOLSKY,MORRIS I	CONNERS,RONALD R	EVERETT,W W	GLUCK,F G
	BONANNI,L E	COOK,ROBERT W	FABISCH,M P	<GNANADESIKAN,R
		COOK,T J	FASCIANO,V	GODWIN,R E
		COOPER,ARTHUR E	FEDER,J	GOFTZ,FRANK M
		COPP,DAVID H	FELDMAN,STUART I	GOGUEN,N H
		COREY,D A	FELS,ALLEN M	GOLABEK,RUTH T

+ NAMED BY AUTHOR > CITED AS REFERENCE < REQUESTED BY READER (NAMES WITHOUT PREFIX
WERE SELECTED USING THE AUTHOR'S SUBJECT OR ORGANIZATIONAL SPECIFICATION AS GIVEN BELOW)

732 TOTAL

MERCURY SPECIFICATION.....

COMPLETE MEMO TO:
127-SUPCOVER SHEET TO:
12-DIR 13-DIR 127

COHART = COMPUTER HARDWARE RELIABILITY, TESTING AND SIMULATION
COPLMP = COMPUTER MICROPROGRAMMING LANGUAGES AND PROCESSORS
UNPL# = UNIX/PROGRAMMING LANGUAGES

TO GET A COMPLETE COPY:

1. BE SURE YOUR CORRECT ADDRESS IS GIVEN ON THE OTHER SIDE.
2. FOLD THIS SHEET IN HALF WITH THIS SIDE OUT AND STAPLE.
3. CIRCLE THE ADDRESS AT RIGHT. USE NO ENVELOPE.

CHERRY,L L
MH 2C516TM-76-1271-8
TOTAL PAGES 10

PLEASE SEND A COMPLETE COPY TO THE ADDRESS SHOWN ON THE
OTHER SIDE
NO ENVELOPE WILL BE NEEDED IF YOU SIMPLY STAPLE THIS COVER
SHEET TO THE COMPLETE COPY.
IF COPIES ARE NO LONGER AVAILABLE PLEASE FORWARD THIS
REQUEST TO THE CORRESPONDENCE FILES.



Bell Laboratories

Subject: An Interactive Control Language for SIM
Case- 39919 -- File- 39919-12

date: June 28, 1976
from: L. L. Cherry
TM: 76-1271-8

MEMORANDUM FOR FILE

1. Introduction

An interactive control language to be used with the computer simulator language SIM [1] is now available under the UNIX operating system. The control language is useful both for checking out a simulator and debugging a program written to run on the simulated machine.

SIM is a language and compiler designed to ease the task of writing computer and microprocessor simulators. The SIM source language is used to define registers and memory and to name parts of registers. These SIM variable definitions appear at the beginning of the SIM machine description and may be set or retrieved with the interactive controller. The machine operations or cycles are defined as SIM functions which may be executed by the controller.

To create an interactive simulator the user first writes the machine description in the SIM language. The machine description is then compiled to produce a C program. This C program is the source for the simulator functions. If the C program is compiled and loaded with the control language an interactive simulator results. The same SIM output may be compiled and loaded with a user supplied main program or a SIM supplied main program to produce a noninteractive simulator.

2. SIM Register and Array Input

SIM variables defined in the beginning of the program may be loaded with a control language statement of the form:

variable = *value* ;

or

variable <- *value* ;

where *value* may be a number, a variable or an array element. Numbers preceded by 0 are considered octal. The operators = and <- are equivalent.

Array elements may be loaded with the statement

variable [*value*] = *value* ;

or

variable [*value*] <- *value* ;

Several array elements may be loaded with a statement of the form:

variable [*value*] { *value*₁, *value*₂, . . . , *value*_{*n*}; }

Here *variable* [*value*] is loaded with *value*₁, *register* [*value*+1] with *value*₂, etc.

The control statements to initialize the MAC-8 simulator described in Appendix 1 could be:

```
sp = 0100;  
rp = 0;  
pc = 040;  
mem[pc](0305,020,0306,040,0);
```

Here the stack pointer is set to 0100, the first 32 byte section of memory is defined as the register block, the program counter is set to 040 and a small program is loaded into memory starting at 040.

The simulator's memory array may also be loaded from a binary file. This method should be used if the program to be simulated has been assembled. Since assemblers usually put a header before the assembled code, the command

```
seek offset filename;
```

may be used to skip this header. *offset* is the number of host machine words to be skipped from the beginning of the file. +*offset* causes seek to skip *offset* words from the current position of the read pointer in the file. *offsetb* indicates the count is in bytes instead of words. *offset* may be either decimal or octal but must be a positive number. The command to load an array with the contents of the file is

```
read number register [value] filename;
```

where *number* words (or bytes) are read into *register* starting at *register* [*value*]. As described above *number* may be decimal or octal and a trailing b indicates bytes. *read* loads one host machine word (or byte) per array element.

If the program in the previous example has been assembled into file *prog* which has an 8 word header, the commands to load it into memory would be

```
seek 8 prog;
```

```
read 5b mem[pc] prog;
```

Note that this file must be read in bytes to get memory loaded properly. Because *read* loads one word (or byte) per array element and the MAC-8 memory is byte-oriented, reading words would cause every other byte to be loaded rather than every byte.

3. SIM Register Output

Registers and array elements can be inspected simply by typing a list of their names, separated by , and ending in ;. The output is in octal and there is one line of output per line of input. The command to print the values of *pc*, *rp* and *mem*[0] is

```
pc, rp, mem[0];
```

the output will be

```
pc = 040 rp = 0 mem[0] = 0305
```

4. Functions

The simulator that is created by SIM defines machine cycles as functions. These functions may be executed with a control command of the form

function();

The controller also allows for local functions, i.e., functions containing controller commands. Local functions are defined by

function() {*statement list*}

and are called in the same manner as SIM functions.

The definition of a local function, run, that calls execute and dump is

```
run() { execute();  
         dump();  
     }
```

Local functions may be printed with the *list* command as follows:

list function₁,function₂ . . .;

5. Loops

The control language provides for both while and do-while loops. The while loop has the form

while(value cond value) statement;

or

while(value cond value) {statement list}

where *value* is a variable, number or array element and *cond* is one of the conditional operators <, >, <=, >=, != or ==. The substatement or statement list is executed repeatedly until the condition is (or becomes) false. The test is performed before each execution. The comparison is done as though all variables were long integers without sign extension. Care should be taken in testing for negativity.

The do-while loop has the form

do {statement list} while (value cond value);

The do-while is essentially the same as the while except that the test is performed after execution.

An additional control aid for loops is the *every* statement which has the form

every (number) statement,

or

every (number) {statement list}

The substatement or statement list is executed every *number*th time thru the loop.

The commands to run the SIM function execute until the program counter is greater than or equal to 050, executing function dump every 3rd time thru the loop are

```
do {
    execute( );
    every(3) dump( );
} while (pc < 050);
```

6. Controller Input

The controller normally takes its input from the standard input. The **input** command allows control commands to come from a file. The command is

```
input file;
```

Succeeding input is taken from *file*. When an end-of-file is reached the controller switches back to the standard input. The **input** command is useful for doing standard initialization that is desired for each simulation run.

7. Usage

On UNIX the command

```
sim file.sim
```


produces the source for the simulator on *file.d*. The command

```
simcc file
```

compiles *file.d* and loads it with the controller, leaving an executable interactive simulator in *a.out*.

To produce a non-interactive simulator using either the SIM supplied main program or a user supplied main program the command becomes

```
simcc - file
```



L. L. Cherry

MH-1271-LLC

Attachments
References
Appendix 1

Reference

[1] L. L. Cherry, *SIM, a language for simulating computers*, TM-76-1271-2.

Appendix 1

```
%{          /* MAC-8 simulator */
    /* op-codes */
#define ON 1
#define OFF 0
#define MOVE 020
#define MOVE16 030
#define ADD 025
#define ADD16 035
#define INCRDECR 0
#define COMPL 1
#define BRANCH 013
long signext();
%}
%mem[1024]<0:7>      /* memory */
%rp<0:15>            /* register pointer */
%sp<0:15>            /* stack pointer */
%pc<0:15>            /* program counter */
%cr<0:7>             /* condition register */
%neg == cr<0:0>
%zero == cr<1:1>
%ovfl == cr<2:2>
%carry == cr<3:3>
%ones == cr<5:5>
%odd == cr<6:6>
%flag == cr<7:7>
%ir<0:7>              /* instruction register */
%op = ir<0:4>
%mode = ir<5:7>
%mmode = ir<6:7>
%opl = ir<5:5>
%ind = mode<0:0>
%twobytes = op<1:1>
%ds<0:7>              /* source and destination byte */
%d = ds<0:3>
%s = ds<4:7>
%t16<0:15>            /* temporary addressing register */
%sc<0:15>             /* simulator temporary registers */
%dst<0:15>
%wr<0:16>
%er<0:15>
%tmode<0:2>
%execute
    ir <- mem[pc];
    ds <- mem[pc+1];
    pc = + 2;
    decode(op);
MOVE:
MOVE16:
    tmode <- mode;
    getsc(); getdst();
    wr <- sc;
    decode(twobytes);
    OFF: neg <- wr<9:9>;
    odd <- wr<16:16>;
```

```
0:    zero <- 1;
!0:    zero <- 0;
0377:ones <- 1;
!0377:    ones <- 0;
}
ON: neg <- wr<1:1>;
zero <- 0;
(wr<1:16> == 0) => zero <- 1;
}
putdst();
ADD:
ADD16:
tmode <- mode;
getsc(); getdst();
wr <- sc + dst;
setcond();
putdst();
5: tmode <- mmode;
decode(op1){
INCRDECR: getdst();
decode(s<0:0>){
OFF: wr <- wr + s;
ON: wr <- wr + (s | 0177760);
}
setcond();
putdst();
COMPL: getdst();
wr <- ~dst;
setcond();
putdst();
}
BRANCH: decode(mmode){
0: pc <- mem[pc]::ds;           /* branch immediate */
1: pc <- pc + signext(ds);     /* branch relative */
2: er <- rp + (s << 1);       /* branch on register bit */
sc <- mem[er+1] :: mem[er];
wr <- 1 << (15 - d);
decode(sc & wr){
!0: pc <- pc + signext(mem[pc]);
0: pc = + 1;
}
3: er <- rp + (s << 1);       /* branch on memory bit */
sc <- mem[er+1]::mem[er];
sc <- mem[scl];
wr <- 1 << (15 - d);
decode(sc & wr){
!0: pc <- pc + signext(mem[pc]);
0: pc = + 1;
}
}
}
%2dump
%0getsc /* routine to put source value in sc
           see Appendix 2 for meanings of codes */
er <- rp + (s << 1);
decode(s,mode,twobytes){
[0,14],[0,3],OFF: sc <- mem[er];
```

```
[0,14],[0,3],ON:
[0,14],5:      sc <- mem[er+1]::mem[er];
[0,14],7:      sc <- mem[er+1]::mem[er];
                decode(twobytes){
                  OFF: wr = sc + 1;
                  ON: wr = sc + 2;
                }
                mem[er] <- wr<9:16>;
                mem[er+1] <- wr<1:8>;
15,[0,3],OFF:  sc <- mem[pc];
                pc = + 1;
15,[0,3],ON:
15,5:          sc <- mem[pc+1]::mem[pc];
                pc = + 2;
[0,14],4:
[0,14],6:      sc <- mem[er+1]::mem[er] + signext(mem[pc]);
                pc = + 1;
15,4:
15,6:          sc <- sp + signext(mem[pc]);
                pc = + 1;
}
(ind == ON) => decode(twobytes){
  OFF: sc <- mem[sc];
  ON: sc <- mem[sc+1]::mem[sc];
}
%0getdst /* routine to put destination value in dst
           leaving destination address in t16
           see Appendix 2 for meanings of codes */
t16 <- rp + (d << 1);
decode(d,tmode,twobytes){
[0,15],0,OFF:
[0,15],[5,7],OFF:  dst <- mem[t16];
[0,15],0,ON:
[0,15],[5,7],ON:
[0,14],1:
[0,15],3:          dst <- mem[t16+1]::mem[t16];
15,1:            dst <- mem[pc+1]::mem[pc];
                pc = + 2;
[0,14],2:
[0,14],4:          dst <- mem[t16+1]::mem[t16] + signext(mem[pc]);
                pc = + 1;
15,2:
15,4:            wr <- sp + signext(mem[pc]);
                pc = + 1;
}
(tmode >= 2 && tmode <= 4) => {
  t16 <- dst;
  decode(twobytes){
    OFF: dst <- mem[t16];
    ON: dst <- mem[t16+1]::mem[t16];
  }
}
%0putdst /* put wr in destination address */
mem[t16] <- wr<9:16>;
(twobytes == ON) => mem[t16+1] <- wr<1:8>;
(tmode == 3) => {
  er <- rp + (d << 1);
```

```
decode(twobytes){
OFF: t16 =+ 1;
ON: t16 =+ 2;
}
mem[er] <- t16<8:15>;
mem[er+1] <- t16<0:7>;
}
%0setcond /* set condition codes from wr */
ovfl <- 0;
decode(twobytes){
OFF: neg <- wr<9:9>;
((sc<8:8> == dst<8:8>) && (sc<8:8> != wr<9:9>)) => ovfl <- 1;
carry <- wr<8:8>;
decode(wr<9:16>){
0: zero <- 1;
!0: zero <- 0;
0377: ones <- 1;
!0377: ones <- 0;
}
odd <- wr<16:16>;
ON: neg <- wr<1:1>;
decode(wr<1:16>){
0: zero <- 1;
!0: zero <- 0;
}
((sc<0:0> == dst<0:0>) && (sc<0:0> != wr<1:1>)) => ovfl <- 1;
carry <- wr<0:0>;
}
%%
long signext(byte)
long byte{
if(byte & 0200) return(byte | 0177400L);
return(byte);
}
dump()/* print registers */
```