[TUHS] SPARC is CRAPS spelled backwards.

[Noel Chiappa]

    > From: Paul Winalski

    > In general, a CISC instruction set encoding can express the same
    > algorithm more compactly than a RISC instruction set.

I have often pointed to memory bandwidth as one of the key factors in the
evolution of CISC and RISC. When it was low, compared to CPU speeds (most of
the core era), CISC made sense. When it increased (with DRAM), RISC made more
sense, because it allowed CPUs to run faster (via simpler instructions).

Caching made the picture a little more complex; and today, with the incredible
mismatch between memory speeds and CPU speeds, caching dominates, whether you
have RISC or CISC.

     Noel